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PREFACE 
This paper is concerned with some of the problems encountered 
in building a low-power bidirectional shift register. The specifi-
cations set forth for the shift register are that it must be capable 
of shifting in either direction, with or without recirculation• at 
speeds up to 20 kc, 
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CHAPTER I 
SHIFT REGISTER PURPOSES 
The basic utili.zation of a shift register is to accept data 
in either series or parallel form and to shift it out in either 
series or parallel form. This thesis will be concerned only with 
parallel input-series output* and series input-series output. 
Generally the data is of binary form or to the base two; therefore, 
a binary, core, or some other two state device can be used to store 
the data. 
A simplified block diagram of a series output shift register is 
shown in Figure 1. Assume that the shift register is connected to 
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Figure 1. Simplified Block Diagram of Series Output Shift Register 
shift. to the r,ight. As each shift pulse arrives, the data of the 
preceding binary is shifted to the right. This is shown in Table I. 
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TABLE I 
TRANSFER OF DATA TO THE RIGHT 
Rest (1. l 0 r-11] I . 
First Shift 0 l l I QI'· 
I I 
Second Shift 0 0 l I 11 I 
I I 
Third Shift 0 0 0 Lh 
It can be seen that after the first shift pulse arrives, the 
data that was in the .third binary is in the fourth·binary. Likewise, 
after the second shift pulse arrives, the data that was in the second 
binary is in the fourth binary. If there were n binaries, it would 
take (n - 1) shift pulses to make the data from the. first binary 
app~a:r;, in the nth binary. 
Al~, after (n - 1) sh~ft pulses (three in this case),. the last 
column is identical to the first row. . It is this unique property that 
gives the series shift register its primary valueo Instead of moni-
taring the output of each binary separately 9 it is only·necessary to 
monitor the output of the last binary. Furthermore, the data can be 
handled one l;>it at a time. 
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CHAPTER II 
PURPOSE OF DELAY: 
Before going any further.. one possible question should be answeredo 
Assume that the new binary conditions are reached instantaneously. Refer-
ring to Figure 1, when a shift pulse appears, the fourth binary will 
assume the condition of the third binary. The third binary is (1 O), 
but on the same shift. pulse will change to ( 0 l) o 
The question is, how does the fourth binary know whether to assume 
the old condition or the new condition corre.~ponding to that of the 
third binary? One method of solving this problem is to empl,oy del~ys 
between the binaries. The binaries will stJJ,l change states instanta-. 
neously, but the effects of the change will not be felt in the,following 
binary until after the shift pulse has ended. This is illustrated in 
Figure 2. 
From Figure 2 it can be seen that the width,of the shift pulse and 
the time of d~lay are re~ate~. For instance, if the shift pulse sud-
denly became three times as wide:t the delay wq;uld rlot be long enough. 
However, in order to make the shifting action as fast as possible, the 
,delay must be kept small forcing the width of the shift pulse to be even 
smaller. But since an extremely narrow shift pulse is achievable, this 
will not cause any difficulties. Instead, the limit will be set by 
the regeneration time of the binaries. Once the pulse becomes too 
3 
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narrow• the binaries will not safely r.egenerate o 
Another method of solving this _problem is to employ an additional 
binary per stage to act as~ temporary.storage. It has the disadvantage 
of requ~ring considerable more components. This method is discussed 
by R. K. Richards (1958) and in other books. 
CHAPTER III 
ARITHMETICAL EFFECT OF SHIFTING 
The effects of shifting to the left and to the r_ight are illus~ 
trated in Table II. As can be seen from Table II, a shift of one place 
TABLE II 
ARITHMETIC EFFECT or SHIFTIN.G DATA BOTH DIRECTIONS 
Shift Right 
Rest O O O 
First Shift O O 0 
Second Shift O O O 
Third Shift O O 0 
1 1 0 1 ( 13) 
0 1 1 0 (6) 
0 0 1 1 (3) 
0 0 0 1 ( 1) 
Shift Left 
0 0 0 1 1 0 1 (13) 
0 0 1 1 0 1 0 (26) 
0 1 1 0 1 0 0 (52) 
1 1 0 l O O O (104) 
changes the effective value of the number stored by the power of 2. 
Shifting to the right causes the number to be divided by 2 with 
each shift. By knowing the number of shifts, the original number can 
be known within ± 1. In other words, shifting to the right causes loss 
of the least significant bit, and the number remaining will in many 
cases be sufficiently accurate. 
Shifting to the left causes the number to be multiplied by 2 
with each shift. If a digit is lost due to shifting, it will be the 
most significant bit. Referring to Table II, if a fourth shift pulse 
6 
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occurred, the most significant bit would not have a place to be stored, 
and the number 11 0 1 0 0 0 (104) would be changed to l O 1 0 0 0 0 (80). 
Therefore, a limit must be placed on the number of shifts depending 
upon the locations of the least and most significant bits and the ac-
curacy required. 
The outstanding feature of most shift registers is that the rate of 
output is independent of the rate of ipput, and vice versa. This is 
possible since the data is held in static storage. Therefore, data 
can arrive at random and then be shifted out at random. For example, 
data could be accumulated from a magnetic tape at a relatively slow rates 
and then could be shifted out at a much faster rate. 
It should be reiterated that random input and output of data is 
only possible if the data is held in static storage. For instance, 
in a paper by Richard W. Hofheimer ( 1960) a type of shi,ft register is 
explained which has .a capacitive storage. In this case, if the data 
is not shifted out by some maximum time, it will be lost. 
CHAPTER IV 
DISCUSSION OF BINARY INPUT CONDITIONS 
The type of binary used in this experiment is shown in Figure 3. 
+6v 
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Figure 3. Typical Binary 
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The type used is similar to most binaries except for R2 and Rg. 
R2 is small compared to R1 and is used to bias the tap point to 
approximately + 0 .t+v when TRl is on. Rg serves the same purpose 
when TR2 is on. 
Since the binary number system is used, two d.c. conditions are 
necessary to represent O and L Let + .05 v or + ,4v represent the 
0 state and + 4v represent the 1 state. 
The binary will change states if it receives a negative trigger 
on its input, and if the inputs to R11 and R12 are the correct state 
or D. C. level~ 
The four possible static conditions are shown in Figure 4 
(4~a, 4-b, 4-c, and 4-d). An arrow is used to show the change that 
occurs when a 3 volt negative pulse is applied to the capacitor. 
1-1 Condition (Figure 4-a) 
When a 3 volt negative pulse is applied to the capacitor, the 
cathode of the diode will step to + 1 v ; but the diode will not 
conduct. 
1-0 Condition (Figure 4-b) 
When a 3 volt negative pulse is applied to the capacitor, the 
cathode of the diode will step to -2.6v. The diode will conduct, 
and the base of the transistor will be driven to -.2~0v 0 However, 
the transistor was already off, or in the l state, so a change of 




-t- 4-. ov 
OFF - • .2. y OFF -;2. y . . i 
-z.ov 




+4v-l 1-I -o-v 
t t 
+iv -3V 
/'--+-0.-4-V- h V 
'Y 
-3y 
Figure 4-a Figure 4-b 
+ ,05¥ +. 05 V-+ + ··ho V 
ON +,(oV~ 2.0v 
A= • (o V A.=,6V 




-.3V i -;...Gv J -.3v 
Figure 4=c Figure 4-d 
Figure 4. Four Possible Static Input Conditions for a Binary 
11 
0-1 Condition (Figure 4-c) 
The results are identical to the 1-1 condition. 
0-0 Condition (Figure 4-d) 
When a 3 volt negative pulse is applied to the capacitor, the cath-
ode of the diode will step to -2. 6v. The diode will conduct• and the 
base of the transistor will be driven from +.6v to -2.0v. The transistor 
will be turned off, and a change of state will occur. Therefore, the 
0-0 condition is unique. 
In a monostable multivibrator the steering resistors are connected 
internally to the tap points as shown by the dashed lines in Figure 3. 
Therefore, one side of the binary will always be in the 0-0 condition, 
and a change of state will occur every time a negativ~ pulse arrives 
at the input. 
CHAPTER V 
CASCADED BINARIES 
It is possible to make a shift register by properly intercon-
necting a set of cascaded binaries. Instead of connecting the 
steering resistors internally, connect them to the opposite tap 
points of the preceding binary. Figure 5 shows three binaries 
connected in this manner. 
Assume a negative pulse appears at the input of the binary. 
The preceding binary will determine whether or not the binary 
changes state. 
By connecti_ng the inputs together, the three binaries can be 
pulsed simultaneously. It will be of interest to see what happens 
when each shift pulse occurs. 
Assume that a O and 1 are being held into R111 and R112 
respectively, and that the binaries are resting in the (0 1) 9 
(1 O), and (O 1) state. 
First Pulse 
TRl of the first binary is in the 0-0 condition, so a change 
of state will occur. Also, TR2 of the second binary and TRl of 
the third binary are in the 0=0 condition. Therefore, the three 
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TRl of the first binary is in the 1-0 condition, and TR2 is 
in the 0-1 condition; therefore, a change of st ate will not 
occur. TRl of the second binary and TR2 of the third binary are 
in the 0-0 condition, so a change of state will occur in them. 
The three binaries will now be (1 O), (1 0) 9 and (O 1). 
THIRD PULSE 
Both sides of the first two binaries are either in the 0-1 
condition or the 1-0 condition, therefore, a change of state will 
not occur in them. But the third binary is in the 0-0 condition, 
so the three binaries will now be (1 O), (1 O), and (1 O). 
FOURTH PULSE 
Both sides of the three binaries are either in the 1-0 or 
0-1 condition. Therefore, a change of state will not occur in any 
of them. Regardless of how many additional input pulses occur, the 
binal:'ies will not change states again. 
Using TR2 as the output, Table III can be made. As each pulse 
arrives, the data of the preceding binary is shifted to the right. 
This satisfies the requirements of a shift register. If the data 
is D.C. entered at R7n, this would be a parallel input-series output 
shift register. 
Since the 0-0 condition is easily recognizable, a step-by-step 
analysis is not required. All that is necessary is to know how 
the binaries are cascaded together, and their condition preceding 
15 
each shift puls.e. 
TABLE III 
OUTPUT OF TR2 
Rest 1 0 1 
First Pulse 0 l 0 
Second Pulse 0 0 l 
Third Pulse 0 0 0 
Fourth Pulse 0 0 0 
nth Pulse 0 0 0 
(n > 2) 
For instance, in Figure 5 the right output of the (n - 1) binary 
controls the left input of the n binary. This is illustrated in Table IV. 
In Table IV 9 at rest, line a has the only 0-0 condition; therefore, when 
TABLE IV 
DATA SHIFTED TO THE RIGHT 
First Binarz: Second Binari Third 
OJ 
I . {, 
Rest b 
.,. 
0 .1 1 9, .1 ..... ..... C, f .... I .... .... ~::::. d - ........ First Pulse ..... ~ l ':A 1 0 
........ ........ 
........ 
Second Pu.lse ........ ~ 0 
the first pulse arrives, the second binary will change states. 






new state will be unknown. When tne second shift pulse arrives, 
line d will have the only 0-0 condition6 ·. 
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It will be of interest to study what will happen if the right output 
of the (n - 1) binary controls the right input of then binary. This 
is illustrated in Table v. There are 5 stages with a static (0 1) into 
TABLE V 
RANDOM DATA TERMINATING IN ALTERNATING STATES 
lo 11~ Input conditions 
+ + 
Rest 1 0 0 1 1 0 1 0 0 1 . I f---1 
First Pulse 1 0 0 1 1 0 0 J. 0 l 
Second Pulse 1 0 0 1 1 0 0 1 1 0 
Third Pulse 1 0 0 1 1 0 0 1 1 0 
the first binary. 
When connected in this way, the binaries change state only when the 
preceding binary has the same state. When the binary does change 
state 1 it cannot chang~ again unless the preceding binary changesq 
However, the input conditions into the first binary are static; there-
fore, it will either change once or not at all depending upon its origi= 
nal state. Its output will now act like a static input into the second 
binary. This will continue until the binaries are in alternating states. 
The number of pulses necessary for this to happen depends upon the ori-
ginal states of the binaries. 
Another interesting case occurs if, instead of holding a constant 
0 and 1 into R111 and R112 , the outputs of the last binary are used to 
drive R111 and R112• This is shown in Figure 6 and Table VI. 
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Figure 6. Recirculating Shift Register 
TABLE VI 
RECIRCULATION OF DATA 
Rest 0 1 1 0 0 1 0 1 1 0 
First Shift 1 0 0 1 1 0 0 1 0 1 
Second Shift 0 1 1 0 1 0 0 1 
one 
0 1 cycle 
Third Shift 0 1 0 1 1 0 0 1 1 O'· 
Fourth Shift 1 0 0 1 0 1 1 0 0 1 
Fifth Shift J 1 1 0 0 1 0 1 1 0 
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state. The data is recirculating and is not being destroyed by the 
shifting operation. Once the initial data has been introduced, the 
binaries will preform as a series input-series output shift register. 
If there are n stages, it will taken pulses for one complete cycle. 
This is known as a "recirculating shift register". 
In Figure 6 let the right side of the output binary control the 
right side of the first binary instead of controlling the left side. 
The results are shown in Table VII. Connected in this way, the com-
TABLE VII 
DATA SHIFTED TO THE RIGHT AND COMPLEMENTED 
Rest lo 1 1 0 0 1 0 1 0 11 Word 
First Pulse 1 0 0 l l 0 0 1 0 1 
Second Pulse l 0 1 0 0 1 1 0 0 l 
Third Pulse 1 0 1 0 1 0 0 1 l 0 
Fourth Pulse 0 1 1 0 1 0 l 0 0 1 
- __ ...J 
Fifth Pulse 11 0 0 l l 0 1 0 '1 on Word I l I 
Sixth Pulse 0 1 1 0 0 1 1 0 11 0 
I 
Seventh Pulse 0 l 0 1 1 0 0 l '1 I 0 
I 
Eighth Pulse 0 1 0 1 0 l l 0 10 l 
I 
Ninth Pulse 1 0 0 1 0 l 0 l 11 0 I 
'----1 
Tenth Pulse 10 1 1 0 0 1 0 1 0 11 Word 
plement of the word will be shifted out every other time. This 
could be used to complement a set of binaries with n pulses and 
then, if required, shift out the complement. 
19 
This property is accomplished by the uniqueness of the first stage, 
It always introduces the complement of the output stage into the Shift 
register • .. . 
In all of the examples so far,. the data has been shifted to the 
right. However, if the binaries are cascaded so that then binary 
controls the (n - 1) binary, the data will be shifted to the left. 
The first stage will now be the output stage. 
Figure 7 shows five binaries connected to shift to the left• and 
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Figure 7. Binaries Cascaded to Shift to the Left 
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This chapter has dealt with d_ifferent ways of cascading binaries, 
some of which are compatible with the requirements for a shift regis-
ter. This group has one thing in common. The right side of the 
"control binary" must always control the left side of the "con-
trolled binary". This is true regardless of whether the shift 
register shi.fts · to the le:st or to the right 9 and regardless of whether 
20 
the input to the first binary is static or recirculated" 
TABLE VIII 
DATA SHIFTED TO THE LEFT 
Rest lo 1 1 0 0 1 0 .1 1 ol Input 
First Pulse l 0 0 1 0 1 1 0 l 0 
Second Pulse 0 1 0 1 1 0 1 0 1 0 
Third Pulse 0 l l 0 1 0 1 0 1 0 
Fourth Pulse ~ 1 0 l 
0 1 0 1 0 
Output 
CHAPTER VI 
BIDIRECTIONAL SHIFT REGISTER EMPLOYING INTERSTAGE GATING 
Some applications require that a shift regist~r be able to shift 
in either direction. One means of accomplishing this would be to 
employ a set of gates between each binary. By using two control lines, 
in a manner somewhat similar to a reversible counter, the binaries will 
shift either direction. 
Figure 8 shows three shift register binaries and the two control 
lines. By establishing the following conditions, a truth table can be 
constructed. 
-
A A 'B B cc 
---+--~----l--1a-1-----------:H-
~~S_H_I_F_T __ L_I_N_E~--.~-------control line D 
~--------------...... ------~ontrol line E 
Figure 8. Basic Connections for a Bidirectional Shift Register 
First of all, assume that a O on line D causes the shift register 
to shift to the right and a O on line E causes it to shift to the left. 
Also assume that the shift register does not have a rest state. In 
other words, lines D and E must be (0-1) or (1-0) but never (0-0) or 
(1-1). Therefore, the (0-0) and(l-1) conditions are DON'T CARE STATES. 
Next, consider the input to B. When the shift register shifts to 
the right the input to B must be the same as the output of A. Likewise, 
21 
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when it shifts to the left the lnput to B must be the same as C. The 
-input to B can be obtained by inverting the input to B. The following 
truth table can be constructed. 
TABLE IX 
TRUTH TABLE FOR BIDIRECTIONAL SHIFT REGISTER WITH DON'T CARE STATES 
+ input to 





































I - DON'T CARE STATE 
II - SHIFT TO LEFT 
III - SHIFT TO RIGHT 





























































A Veitch diagram can now be drawn from Table IX. By taking 
advantage of some of the DON'T CARE STATES the minimum disjunctive 
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9 10 11 12 
d d 
13 14 15 16 
' 
..... -C C C 
f ::: AD+ CE (6-1) 
Although the following ci:r.cuits are lirni ted to one type of 
logic, this is only for demonstrative purposes. 
Referring to Appendix B, the diode logic is shown in Figure 9. 
A 
~ D AO+ C.E C. E CE. 
Figure 9. Interstage Diode Logic for a Bidirectional Shift Register 
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Demorgan's Law can also be used to change f into a form which will 
be compatible with NOR circuitry. Thus, 
- ~ f =AD+ CE= A+ D + C + E therefore, 
' 
C . 'S:!I' 
f :::(A+ D) +( C + E). 
(6-2) 
(6-3) 
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Figure 10. Interstage NOR Logic for a Bidirectional Shift Register 
Employing Four Gates 
When a function is minimized by the Harvard or Veitch diagram 
it is not the only form of the minimized function. The complement 
of the function, f, can also be minimized. The original function can 
--then be obtained by taking the complement of the the complement, f, 
which yields f. 
When inverting logic is used, such as NOR and NAND, complements -must always occur. For this reason, 1, may be a more desirable form 
-than f. Actually i f, can be obtained directly from f by repeated use 
of Demorgan's Law. 
There is one important exception to the last statement. If 
DON1T CARE STATES are available, some or all of them may be used to 
obtain the minimum function f. Since these states are redundant, some 
25 
of the same ones may be used to obtain f. In this case, f can not be 
obtained from f. Since this is so, the Boolean form of the output 
will not be the same. However, for th~ input conditions that are 
possible, the outputs will be the same. Also, since 1 can not be 
obtained from f, one circuit may be more simple than the other. 
The earlier example of NOR logic can be used to demonstrate 
most of these properties. 
From the Veitch diagram, the original function ~l' without the 
use of DON'T CARE STATES, is 
fl = ADE + CDE 
By the use of DON'T CARE STATES, f 1 can be reduced to 
f2 =AD+ CE 
The complement of the original function, f 1 , is 
I 1 = DE + DE+ AD + cf 
By excluding some of the DON 9T CARE STATES, 1'1 can be reduced to 
1"3 =AD+ cf 
which gives 
f 3 = AD + cf - ( A + D) + (c+f) • 
Referring to Appendix B, the NOR logic is shown in Figure 11. 
A+D A--~~N 










Figure 11. Interstage NOR Logic for a Bidirectional Shift Register 
Employing Three Gates 
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As stated before, the Boolean outputs of Figure 10 and Figure 11 
appear to be different. However, for the states of D and E that are 
possible, they are the same. Yet, the circuit in Figure 11 requires one 
less stage. For this to be possible there must be a form off that will 
yield the circuitry shown in the later figure. From the Veitch diagram 
f 4 =AC+ AE +CD+ DE, 
f 4 =(A+ D)(C + E), (6-10) 
f 4 = (A+ D) + (C+E) (6-11) 
-This is the same as F3 obtained by the earlier method. 
This implies that if DON'T CARE STATES are used the minimum 
form off depends on the type of circuitry involved and not just on 
the least number of terms. In fact, this is true in general with or 
without DON'T CARE STATES, 
In order to be more precise, let the circuit in Figure 11 be used 
between each stage. The shift register obtained in this manner is 
shown in Figure 12. Table XI is the corresponding truth table. 
Referring to Table XI, when line Dis O, the input to Bis indentical 
to the output of A. Likewise, when line Eis o, the input to Bis 
identical to the output of C. This sa.tisfies the initialJ.y desired 
conditions. 
Al though this method .'!lf.OUld work j another type of bidirectional 
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SHIFT REGISTER WITHOUT DON'T CARE STATES 
-Input to B Input to B 
C + E (A+ D) + (C + E) (A + D) + (C + E) 
1 0 1 
1 0 1 
0 1 0 
0 l 0 
0 0 1 
0 1 0 
0 0 1 
0 1 0 
CHAPTER VII 
BINARY EMPLOYING TWO SHIFT LINES 
Another means of making a bidirectional shift register is to 
employ two independent sets of steering components. Let one set be 
steered by the binary on the left, and the other set be steered by 
the binary on the right. Depending on which shift line is pulsed, 
the binaries will shift either to the left or to the right. 
A binary of this type is shown in Figure 13. Assume that it 
is the (n - 1) binary in a string of n binaries. The lower set of 
steering components is controlled by the (n - 2) binary. When its input 
is pulsed the binaries shift to the right. This is identical to the 
connection shown in Figure 6. Likewise, the upper set of steering 
components is controlled by then binary. When its input is pulsed 
the binaries shift to the left. This is identica.l to the connection 
shown in Figure 7. Except for a few considerations, which are dis-
cussed in Chapter VIII, the two sets of steering components are 
independent. 
Five such blnaries are used in this experiment. By means of 
a four pole-six position switch, the binaries will shift either 
direction, with or without recirculating. Thus, i.t ha.s four distinct 
modes of operation. 
The interconnection between binaries and the switch are shown in 
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Figure 13. Schematic and Block Diagram of Binary Employing Two Shift 
L~·.,es 
~~\\C.~ 
s \ C":\"' "'-s . A,_· __ _ 




1 I I l 
I : 
I I I 
A, Io, I ~ D2. ~ I I I 
I I I I 




~ \N \ 'TC:. \\ 
SlG. "'"~~ 
~~~-A~~~~-
I B5 A~ D!> E 5 I 






























Figure 140 Block Diagram of Bidirectional Shift Register Employing Two Shift Lines w 
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CHAPTER VI I I 
SHIFT REGISTER BINARY DESIGN 
This chapter is concerned with the important _des_ign considerations 
of the binary shown in Figure 13. 
The binaries are completely symmetrical in that components 
serving similar purposes will have identical values. For instance, all 
of the steering resistors will have the same value. Thus, it is only 
necessary to write the equations for one binary state. Furthermore, 
similar component symbols can be freely interchanged in an equation. 
Electron current will be used in the derivation of the equations. 
D0 C. Collector Current 
In the steady-state condition the capacitors are disregarded. 
Assume that TR2 is saturated and TRl is cut off. Also assume that 
no current flows in the off transistor. This is a valid assumption 
since in a silicon planar epitaxial mesa transistor Icbo is less 
than 0.2 microamps. 
Assume the leakage in D1 is less than one microamp and can be 
neglected. The following partial circuit can be draw as shown 
in Figure 16. 




Figure 160 Partial Circuit for D.Co Collector Conditions 
which can be written as 
I 
cdc 
In most cases (V ce = Vb) is much less than (E1 = V ce) and R8 is 




Down Tap Voltage 
The down tap voltage (0 state) can be used to relate R9 and 






< a ... 4) 
or 
E1 - vtap 
Vtap - Vee 
Transistor Off Bias 
Figure 17 is obtained from Figure 16 by writing a Thevenin's 
circuit of R4 , R59 v31 and E2• The off bias , Vb• can be obtained 




= R4 + R5 
vb 
(E2 .. V3) 
Vt = E2 + 
R4 + R5 , Rt, 
Figure 17. Partial Circuit for Transistor Off Bias 
Vt= V ce 
Neglecting V , Equation 8=6 can be written as ce 
V - {E2 (R4 + R5) + (E2 - V3) Rs} R4 Rs 
b - ---·~"""""=·====~=-=-="'~-===,,._,==-=----






Since the binary is completely symmetric and v3 equals v4 , the off 
bias for TRl is 
36 
{E2(R7 + R6) + (E2 - V 5) R6 }R7 R6 
{ R7 R6 + R3 ( R7 + Rs ) }(R 7 + R6 ) 
(8-8) 
Base Equations 
The base equations can be obtained from the following partial 
circuit as shown in Figure 18. 
V5 = oowN STATE' =-O 
v;:: lJP STAT£ = 1 
Figure 18. Partial Circuit for D.C. Base Conditions 
"T 
Since R7 is a reset or set resistori two cases of base drive 
must be considered. First, consider the case where the base drive 
is being furnished via R3 , and v5 is o. This shown by the solid 
arrows in Figure 18. 
The base current will be 
( 8-9) 
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which can be written as 
( 8-10) 
R + R + R 1 2 3 
If the off collector of TR! has an external load, the following 
equation must be usedo 
( 8-11) 
Next, consider the case where TR2 is off and VS is o. When 
VS goes from Oto l, TR2 will be turned on. The binary can not 
change states instantaneously,. so for a short time both trans:i,.stors 
will be on. As TRl starts towards al, I 4 will decrease and then 
reverse directions. Therefore. the minimum Ib occurs at the initial 
turn on of TR2. The initial turn on is shown by the dashed arrows in 
Figure 18. The equation for minimum Ibis 
( 8-12) 
Diode Leakage 
The following partial circuit can be used to study the effects 
of diode leakage. The down tap voltagei set by R1 and R2 in the 
aqjacent binary is chosen so the diode will have a safe off bias. The 





















resistor. R12 • As r1 increases the diode off bias will decrease. 
Therefore, the maximum diode leak.age should be considered before the 
diode off bias is chosen. 
r1 also effects the off .bias of TR2. Sipce the bias current r2 
is practically constant 9 as IL_increases, r1 and r3 must decrease. 
Therefore. the transistor off bias will decrease •. 
Rise Time of Off Collectors 
The pulse conditions can be obtained from Figure .. 20. 
Referring to Figure 20, the output of the first binary drives 
two sets of steering components which are not shown. The steer-
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Figure 200 Partial Circuit for Binary Pulse Conditions 
enough so the cr>oss-coupling capac.i.tor is 90% charged before the 
input capacitor>s have any appreciable change of charge o In other 
words, assume the steering components do not load the off-going 
collector" Otherwise, the two time constants will interacto This 
assumption is based on a later discussion concerning collector 
superimposed voltageo Also assume the transistor capacitance is 
negligible a 
The 10% to 90% rise time is given by 
( 8-13) 
Referring to Figure 20, neglecting the transistor input 
impedance, the time of rise, tr, is approximately 
(Rg + R10> Ra 
Rg + RlO + Ra 
C • 6 
Rise and Fall Time of Cathode of Diode-~case I 
4-0 
( 8-14-) 
Case I occurs when TR! of the second binary is off. Referring 
to Figure 20 9 the equivalent resistance R is . e 
(R2 + R3) Rl 
Rl + R2 +% 
( 8-15) 
This assumes that the output impedance of the circuit driving 
the binary input is small compared to the resistances in Equation 
8-15., 
Because of the completely symmetric property. Equation 8-15 
can be written as 
(Ra + Rg) Rio 
Re = Rl2 + -~==---- ( 8-17) 0 
The approximate 10% to 90% rise time, tr• is given by 
t = 2.2 rl2 • (RS + Rg) RlO J C2 ( 8-18) I 
Ra + Rg + Rio 
Rise and Fall Time of Cathode of Diode--Case II 
Case II occurs when TR2 of the second binary is on. The 10% 
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to 90% rise and fall time, t 11 , is approximately 
( 8-19) 
Actually, the parallel resistance of R1 and R2 acts in series 
with R12 t but this resistance is small compared to R12 and can be 
neglected. It should be observed that the cathode of the diode 
never changes states instantaneously. Therefore, the input capacitor 
and the steering resistor act as the delay between the two binaries. 
Equation 8-18 and 8-19 differ only by the 
(R8 + Rg) RlO 
(R8 + R9 + R10 ) 
term. This term is usually small enough• compared to R12 , to neglect. 
Thus, the two times, t 1 and tII, are approximately the same. 
Collector Superimposed Voltage 
Referring to Figure 20, assume TRl of the second binary is off and 
a shift pulse occur>s at c2• The shift pulse will be superimposed on the TRl 
output of the second binary. To keep this superimposed voltage smallt 
R must be large compared to the equivalent output impedance of the 
12 
adjacent binary. 
Regardless of how large the steering resistor is, some amount of 
the shift pulse is superimposed on the off collector. If the cross-
coupling capacitor, c5 , is capable of coupling this negative voltage 
onto the on base of TR2 , the binary will erroneously change states. 
For this reason;; the cross=coupling time constant is small compared to 
the input time constant. This fact was used in an earlier approximation. 
Collector Pulse Current 
Referring to Figure 20. assume TRl of the second binary is off 
and a shi.ft pulse occurs at c2 o Also, assume that the second binary 
changes states due to the same shift pulse on its input. The wave-
form of the pulse that occurs on the cathode of the diode is shown in 
42 
Figure 2lo This assumes that the pulse is narrow enough that no appreci-
able change of charge occurs on the input capacitor~ c2• 1~u· 
0 
V l. = .1----~ 
SHIFT PULSE 
'4-AP = 0 CATHODE OF DIODE 
Figure 210 Cathode of Diode Pulse Waveforms 
The voltage in the 1 state, v1 , is 
( 8-20) 
The voltage in the O state or tap voltage is 
( 8-21) 
Because the cathode of the diode does not change states instan-
taneously, a pulse current will flow through the steering resitor. 
The pulse current will be a maximum when the binary initially changes 
state and then will decay to zero. Since there are two shift lines, 




v1 - V tap 
2 ( 8-22) 
Approximate Collector Current 
Combining Equation 8=3 and Equation 8=22, the total collector 
current is approximately 
+ 2 ( 8-23) 
Referring to Equation 8-23, the steering resistorj R12 , should be 
large to keep the pulse component of .the collector current small as possibleo 
There are at least four factors which involve the choice of 
R12 or the steering resistor. The maximum value is limited by the 
diode leakage and the rise and fall time of the cathode of the diodeo 
The minimum value is limited by the collector pulse current and 
the superimposed voltage on the off collector of the adjacent binary a 
In order to put Equation 8=23 in a usable form, the following 
approximations are madeo Assume v1 will not exceed 75% of the plus 
bus, E1 o Also assume that Vtap is equal to Vceo In regard to the 
previous paragraph, assume that the steering resistor is at least 
eight times as large as R9 + R10 o For most binaries these approxi-
mations are very pessimistico 
Equation 8=23 can be written as 
2(o75 E1 = Vee) 
==---= 
8(Rg + R10 ) 
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This simplifies to 
I = 9.5 E1 - 10 Vee 
C ( 8-25) 
Actual Design 
The previous equations can not be used to design a binary 
since the numbe:t' of unknowns will exceed the number of equationso 
Therefore, some of the unknown conditions must be either implied 
or given.by the specifications and/or the nature of the problem. 
Assume the following specifications are given: 
1. The shift register must be capable of reading 
at rates up to 20 kco 
2. The maximum power per stage must not exceed 
5 milliwatts o 
3. E1 and E2 will be plus and minus six volts, 
respectively. 
Assume the following conditions are either known or chosen: 
1. The 1 and O state of the reset·and transfer line 
are +7v and -0.3v 9 respectively. 
2. A down tap voltage of +0.4 vis sufficient diode 
off bias. 
3. A transistor off bias of =0.6v is sufficiento 
From the transistor characteristics the following .conditions 
are known~ 
1. Vee of a saturated NPN transistor is approximately 
+.05v. 
2. Vbe of a silicon NPN .transistor is approximately 
+0.6Vo However, vbe changes about 2mv/C0 o Therefore, 
Vb ranges from approximately +O. 4v to +0. 8v as the temperature e . 
ranges from -50°C to +l00°C. 
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Most of the power dissipated in the binary will be due to collector 
current. For a first approximation let the power be 3 mw. The D. c. 
collector current will be 
p 
Equation 8-3 will be 
= 6v 
(6 - .05)v 
0.505 ma 
3 mw 
005 V = 00505 ma" ( 8-26) 
= 10 K ( 8-27) 
The maximum collector current due to the pulse condition can be 
found from Equation 8-25. It is 
I = 
C 
9.5(6v) - 10(.05) 
8(10 K) 
= 0700 mao (8-28) 
The values of R9 and R10 can be obtained from Equation 8-5 and 
8~27, respectively. 
(6.0 - 0.65) 
o.65 - o.5 
R9 + 9 R9 = 10 K~ therefore, R9 = 1 Kj and 
R = 9.1 K. 
10 
The amount of base drive, Ibj depends largely upon the amount 
(8-29) 
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of safety desired. The beta of the transistor is lowest cold, therefore, 
the minimum Ib necessary to hold the transistor in saturation for a 
particular Ic is observed when the transistor is cold. Figure 22 
represents a hypothetical case. 
Suppose Ib . is 20 microamps. F,or a safety factor of 6, Ib will 
min 
be 120}'a. 4 When the temperature increases, the beta increases. Thus, 
The storage may become excessive. Whether or not the increase in 







storage time can be tolerated depends on the allowable switching time. 
Equations 9 .. 5, 8-12, and 8-10 can be solved for R3, Rs, and Rr 
Equation 8-6 will be 
= {-,.6v(R7 + R5) + (-6.v + a3v)~}R7R6 
lP'7R6 + R3 ( R7 + % ) } ( R7 + R6 ) 
Assuming that an input pulse can not occur during reset, the 
( 8-30) 
collector current will be 500 microamps·o For a safety factor of 6, 
Ib will be 120 microamps. Equation 8-12 will be 
0.120 ma= ( 7 - • 8)v 
R7 
(o. 8 + 6 )v 
R5 
(0.8 - .05)v 
R3 
Under normal conditions the collector pulse current must be 
considered. Referring to Figure 22, for a safety factor of 6, 
Ib will be 150 microamps. Equation 8-10 will be 
0.150 ma= (6 - 0.8)v 
( 10 K + R3) 
(0.8 + 6.0)v 
R5 
(0.8 + o.3)v 
R7 
The solution of these three equations, to the closest 
standard resistor value, is 
R3 = Ra = 16 K t 
R6 = R5 = 470 K, and 
R7 = R4 = 33 K 0 
The solution of- the three equations is somewhat tedious. 
( 8-31) 
( 8-32) 
Usually they are solved by trial and error based on previous experience. 
From an earlier discussion, the steering resistor will be at least 
eight times as large as (Rg + R10 ). Therefore, let R12 be 82 K. 
By knowing the maximum readout rate, Equation 8-18 can be used 
to solve for the input capacitors. 
The input capacitor will be 
10=4 
82 K + _l 7~K-(=9-. l~K=)====~ 
16 K + l K + 9.1 K 
c2 = 2·0:2rc 87 .9=ru-- = -12 270 x 10 farads. 




The cross-coupling capacitors were determined experimentally. 
They are small enough so the superimposed voltage is not coupled 
onto the opposite base, but large enough to aid regeneration. 
This completes the theoretical design, but only starts the 
actual design. In order to justify the approximations and to study 
non-linearities, which are only partially predictable, the binary 
should be breadboarded and studied with an oscilloscope. 
CHAPTER IX 
BIDIRECTIONAL SHIFT REGISTER EMPLOYING TWO SHIFT LINES 
Once the method of cascading the binaries has been decided, the 
rest of the shift register will depend on the requirements of the 
input and output conditionso For instance, it is reasonable to assume 
that the circuits required to generate a shift pulse from a DoCo level 
input signal and a 100 kc input signal are different. 
There are two types of input signals employed in this shift 
register. The first type is a solid chain of pulseso When this type 
is used, the shift pulses occur in groups of fiveo The frequency 
within the group will be approximately the same as the input frequen~ 
cy. The second type is produced by a manual operation. When this 
type is used$ a single shift pulse will occuro 
Referring to Figure 23, this shift register can be divided into 
the following sectionsg 
lo Shift register binaries 
2. Sequence binaries (W~ X~ and Y) 
3o One-shots and gating necessary to produce groups of pulses 
4. Pulse detection binary 
5. Binary driver circuit 
The circuit schematics are shown in Appendix A. The reasons for 
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Shift Register Binaries 
The shift register binaries need no further explanation. The 
detail interconnection is omitted from Figure 23c Since the mode of 
operation is selected by a manual switch, it is purely academico 
Sequence Binaries 
The sequence binaries count the input pulses. When the Y output 
of the YY binary goes from 1 to O it will trigger the reset one .. 
shot which will temporarily inhibit the input pulseso By means of 
single pole - two position toggle switches, the sequence binaries can 
be reset to any number from zero through seven" Reset in this manner, 
the sequence binaries will allow one to eight pulses per groupo 
Table XII illustrates a case where the sequence binaries are 
reset to threeo 
TABLE XII 
POSSIBLE INITIAL CONDITIONS FOR SEQUENCE BINARIES 
Binaries 
w X y 
Reset 0 1 1 
First Pulse 1 0 0 
Second Pulse 1 0 1 
Third Pulse 1 1 0 
Fourth Pulse 1 1 1 
+ Reset one-shot triggered 
Fifth Pulse 0 0 0 
When the fifth input pulse occurs, the Y output will drive the 
reset one-shot. 
One-shots and Gates Necessary to Produce Groups of Pulses 
The reset• transfer, and de lay one-shots are three ser.i.es 
cascaded one=shots. When the reset one-shot is triggered 9 it will 
reset the shift register binaries, sequence binaries, and zz. 
' Also, the reset one~shot introduces al into the. G1. gate. Thus, 
' the output of the G1 and G1 gate will be O during the time of the 
reset one .. shot. When the reset one-shot ends ( goes from l to O) it 
will trigger the transfer one-shot. 
The transfer one-shot is a means of entering data into the 
shift register binaries. Each binary is connected to the output of 
the transfer one-shot by means of a two position slide switch. If 
the switch is open, the binary will remain in the reset condition 
when the transfer one-shot goes. When the shift pulses arrive, the 
newly introduced data will be shifted out. 
' . Also, the transfer one-shot introduces al into the G1 gate. 
9 
Thus, the output of the G1 and G1 gate will be a O during the time 
of the transfer one-shot. When the transfer one-shot ends, it will 
tr~gger the delay one-shot. 
The .. delay one-shot provides a delay between the end of the 
52 
transfer one-.shot and the shift pulses o It accomplished this by '· 
9 
introducing al into the G1 gate. 
When the three one$shots end, the output of the G1 gate will depend 
only on the state of the input pulse. After a predetermined amount of 
input pulses have been admitted, the Y binary will change states and 
start the one=shot action again. Hencei the input pulses will be 
53 
temporarily blocked. 

















Figure 240 Timing Diagram of One-shots 
L 
to three. Referring to Figure 24, the trailing edge of the one-shot 
t_riggers the following one-shot. Since the following one-shot can 
not go from Oto l instantaneously, a time will exist when both 
outputs are approximately O. 
will erroneously pulse to a 1. 
' Hence, the output of the G1 and G1 gates 
This is illustrated in Figure 25a. 
L 
' G1 input from reset 
one-shot 
G1 input from 
' 
,,.- ---- --- -
I / transfer 










from reset one-shot 
' output G1 Gate 
with delay 
Figure 25. G1 and G1 Gate Output 
I 
This problem is solved by employing a delay on the input of the G1 
gate. 
Pulse Detection Binary 
Referring to Figure 24" suppose the delay one-shot ends during 
a shift pulse. The first pulse out of the G1 and G~ gates will not 
be as wide as the input pulse. If the shift pulse were derived 
directly from their output, its initial width would be unpredi.ctable. 
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In fact, the pulse might become so narrow that it could trigger some of 
the binaries but, due to difference in regeneration time, fail to trigger 
others. The ZZ binary solves this problem. 
Referring to Figure 23, the Z output of the ZZ binary in the reset 
55 
state holds a l into the G3 gate. Thus, the output of G3 rests 
at o. Unless ZZ changes states, G3 will remain at O regardless of the 
output of G2• In other words, the effect of G2 upon G3 is blocked 
by the 1 from the ZZbinary. Now assume G2 has an output pulse. 
If the pulse is wide enough, it will trigger zz. Assuming the delay 
from Z into G2 is longer than the pulse, the output of G3 will remain 
o. However, until ZZ is reset, the remaining pulses out of G2 will 
not be blocked. Thus, the pulses out of G3 will always have the same 
width. These pulses, after going through the binary driver circuit. and . ' 
the mode switch, are U$ed to shift the shift register. The ZZ binary 
serves a different purpose during manual operation. This is explained 
in Chapter X. 
Binary Driver Circuit 
The btnary driver circuit is a PNP-NPN double emitter follower. 
The NPN emitter follower provides a low impedance path for the binary 
input capacitors to recharge through. This keeps the trailing edge of 
the shift pulse from being loaded. 
The PNP emitter follower provides a negative trigger to the 
binaries that will not be loaded when the binaries are toggled. 
CHAPTER X 
TESTING 
The system was tested automatically ·and manually in the four 
modes of operation. Figure 26 is a timing diagram for a complete 
automatic cycle when the data is not.recirculated. The timing 
diagram is started in the reset condition. Consider the data as 
(1 0 l O 1), assuming the static input conditions to the AA binary 
cause the A side to rest at O after the ·first shift pulse. 
When the transfer one-shot goes, it will transfer the data into 
the shift register binaries. The ZZ binary will_. be t!".iggered by the 
first input pulse (or part of a pulse) that occurs after the delay 
one-shot ends. Because of the delay from Z into the G3 gate. the 
next input pulse will be the first shift pulse. 
Referring to Figure 26, the followi_ng table can be made. 
TABLE XIII 
TEST DATA SHIFTED TO THE RIGHT WITHOUT RECIRCULATION 
A B C D E 
Rest l 0 l 0 1 
First Shift 0 l 0 l 0 
Second Shift 0 0 1 0 1 
Third Shift 0 0 0 l 0 
Fourth Shift 0 0 0 0 l 
Fifth Shift and Reset 0 0 0 0 0 
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Figure 26. Automatic Cycle Timing Diagram Without Recirculation 
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Several interesting things can be observed either from Figure 26 or 
Table XIII. It takes only (n - 1) pulses to shift the data from n binaries. 
This fact was mentioned earlier in Chapter I. This implies that the out-
put binary must be monitored either before or as the first shift pulse 
arrives. In other words, if the data in the binary preceding the out-
put binary and the data in the output binary are different, the output 
binary must change when th~ first pulse arrives. Therefore, to know 
, · 
the initial conditio9 of the output binary it must be monitored before or 
as the first shift pulse arrives. 
Because of the static conditions into the AA binary, the binaries 
will rest at a zero after the fifth shift pulse. Likewise, if the static 
input conditions into the AA binary are reversed, the binaries will rest 
at a one after the fifth shift pulse. However, reset would immediately 
reset the binaries to zero, thus causing a spike on the output of the 
shift register. 
The following question may arise. If the fifth shift pulse can re-
turn the binaries to the ,repet condition, why have a reset? Likewise, 
if reset is present, why have an nth shift pulse (in this case, fifth)? 
This will depend entirely upon the requirements of the shift register. 
For instance, in recirculating the shift register the nth shift pulse 
is necessary to keep recirculating the data. In this case the nth pulse 
does not return the binaries to the reset condition. Reset is necessary 
to cancel the present data so that new data can be entered for recirculation. 
Also, in some cases the nth shift pulse may be necessary and the re-
set pulse is only a redundant safety feature. 
The purpose of the delay into G~ and G3 is twofold. The reset 
one-shot is triggered on the leading edge of the nth shift pulse, 
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' which in turn resets the ZZ binary. The delay into G1 keeps the 
reset one-shot from blocking what remains of the nth pulse. Likewise, 
the delay into G3 keeps the ZZ binary from blocking the G2 pulse, or 
in effect 1 the remaining part of the nth ~ulse. In other words, the 
.. 
two delays keep the nth shift pulse from being a partial pulse. 
After the system has been reset, the tral)sfer one-shot will enter 
new data. Figux,e 26 shows a (1 1 1 O 1) being. entered. 
The system was tested under the same conditions except the data 
was recirculated. The lower part of Figure 27 has been redrawn to 
illustrate this case. Consider the data as ( 1 1 0 0 1). Since the 
data is being recix-culated, the reset and transfer one-shots can not 
be allowed·to drive the shift register binaries until new data is 
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Figure 27. Automatic Cycle Timing Diagram with Recirculation 
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At the end of the (n - 1) shift pulse the data is (1 0 0 1 1) . 
Therefore, the nth shift pulse is necessary to return the binaries to 
the initial condition. However, the binaries will never ~eturn to the 
reset conditions unless they a~e externally reseto 
Suppose, by means of the mode switch, the binaries are connected 
to shift to the left o Assuming that all of the initial data conqitions 
are the same, if the first binary is used as the output binary, the 
timing diagram in Figure 26 and Figure 27 will be the sameo The 
design considerations and methods of testing are the same regardless 
of the direction of shifting o 
The manual means of operation is only provided for the convenience 
of test and demonstration o Provided the maximum input frequency is 
not exceeded, the shift register is independent of the inputfrequencyo 
Therefor~, the timing diagram in Figure 26 and Figure 27 will be 
basically the same o Only the time between shift pulses and the cor-
responding events will be changedo 
Figure 28 is a timing diagram illustrating the new data being 
entered and then shifted one place o The sequence binaries are reset in 
the (1, 1, 1) condition for W, X, and Yo Switch l should be in the 
manual positiono Again consider the data to be entered as (1 0 1 0 l) o 
The cycle will start by manually triggering the ZZ binary. 
Referring to Figure 28, the input pulses still enter at a constant 
frequencyo Also, unless one of the one-shots is blocking them, the G1 , 
¥ 
G1 , and G2 gates are pulsingo However, with switch l in the manual 
position the ZZ binary will not be triggered o 





~~~:~R J: ·--------------·-· ·---- .. ·--LJ 
.LIJ .L'lr-. .z OU-,-Pur _,' I ~b 
~ ~b , I 
G.?. n.__· ----------~n_ ________ _ 
GB U 
(s1; n=, pui..5E) 
w LJ u 
X u----- ---u--
y u.--- ------- -~u 
~- ~D 
~~::~OT I l.__ __________ ___,I I.___ __ 
,~AN.SP-ER I I I 1· · .1....:.s11-o, _ _ --
















and unblocks the G3. gate. With the G3. gate unblocked, a shift pulse 
will occur. 
Since the sequence binaries are reset in the (1, 1, 1) condition 
it will take only one pulse to change them to the ( 0, 0, 0) condition 9 
hence, triggering the reset one-shot. The reset one-shot immediately 
resets the sequence binaries back to (1, 1, 1). The delays into the 
sequence binaries retal'.'d this action and allow their output pulse to 
be more substantial than it would normally be. 
Also, the reset one-shot will temporarily block the input pulses 
and reset the ZZbinary. The ZZ binary will .again block the G3 gate. 
Therefore, only one shift pulse will occur. 
When the reset one ... shot ends it will trigger the transfer one-
shot and the new data will be entered into the shift r.egister binaries. 
' When the delay one-shot ends, the G1 , G1 , and G2. gates will start 
pulsing again. The system will remain in this condition until the 
ZZbinary is manually triggered again. 
Switch 3 should be opened before the ZZ binary is triggered again. 
Otherwise, the next cycle will reset the shift register binaries and 
enter new data. A shifting process will not occur; however, with 
switch 3 open the shift pulse will shift the data one place for each 
manual trigger. The mode of operation has no effect upon this action. 
The following steps summarize manual operation: 
L Data is entered by closing switch 3 and triggering the 
ZZ binary.·. 
2. With switch 3 open the data is shifted one place for 
each manual ~rigger. 
3. New data can be entered by closing switch 3 and triggering 
the ZZ binary, then reopening the switch. 
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The A. C. conditions of the shift y,egister binaries were checked to 
verify the approximations made in Chapter VIII. 
Equation 8-14 gives the approximate rise time of the off going 
collector. The time is 
(10.1 K)(l6 K) 
26.1 K 
( 160 x 10=12) seconds = 
2. 16 microseconds. 
The measured time was 2.5 microseconds. 
Equation 8-19 gives the approximate rise and fall time of the 
cathode of the diode. The time is 
t = 2.2(82 x 103)(300 x 10~12 ) seconds= 
54.1 microseconds. 
The measured time was 58 microseconds. 
CHAPTER XI 
SUMMARY 
The original problem was to discuss and build a low-power 
bidirectional shift register capable of shifting at rates up to 
20 kc. To better understand the problems that would be encountered, 
a considerable amount of discussion was devoted to shift registers 
in general. 
Two types of bidirectional shift registers are included in this 
paper. One type depends upon gating between stages. Whereas,-. the 
second type depends upon two sets of steering components. 
In actual operation the latter type seems to satisfy all of 
the requirements of the desired bidirectional shift register. In 
other words, it shifts either direction, with or without recirculating, 
at rates up to 20 kc •. Its large advantage over the first type discussed 
is that it takes considerably few transistors per stage (four in this 
case). 
A bidirectional shift register can be further investigated by 
either finding a method entirely different from these two or by 
using cores, thin films, or some other two-state device for storage 
elements. 
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With the exception .of the shift register binary I the schematics 
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Figure 30-a. Schematic of Sequence Binaries 
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F_igure 33-a., Schematic of Gating 
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The.logic symbols used in this thesis are listed below. 
Positive logic convention is usedo 
AND GATE Inputs Output 
A B AB 
A BAB)> 0 0 0 -s 
1 0 0 
0 l 0 
1 l 1 
OR GATE Inputs Output 
A B A + B 
A tY+B)> 0 0 0 B 
1 0 l 
0 l 1 
1 1 1 






NOR GATE Inputs Output 
Aro- -- A B A + B .- A • B 0 0 1 B ~ MB- AB 
0 1 0 
1 0 0 
1 1 0 




An emitter follower employing a NPN transistor is represented 
as follows. 
A 
A R=C circuit used to delay a signal is represented as follows. 
A circuit used to generate a single negative pulse for each 
operator is represented as follows 
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